A Design of Tightly Coupled Chip for Authentication Encryption Based on RISC-V Processor

Fang Weikai; Zhan Ruidian; Cai Shuting; Xiong Xiaoming

doi:10.12052/gdutxb.250044

English Version Journal Login

您当前的位置：

首页 >

文章列表页 >

A Design of Tightly Coupled Chip for Authentication Encryption Based on RISC-V Processor

更新时间：2026-05-27

- A Design of Tightly Coupled Chip for Authentication Encryption Based on RISC-V Processor
- Vol. 42, Issue 6, Pages: 12-17(2025)
- 作者机构：
  
  广东工业大学集成电路学院,广东,广州,510006
- 作者简介：
- 基金信息：
- DOI：10.12052/gdutxb.250044
  CLC： TN402
- Published：2025
- 稿件说明：
移动端阅览
方炜楷, 詹瑞典, 蔡述庭, 等. 基于RISC-V处理器的认证加密紧耦合芯片设计[J]. 广东工业大学学报, 2025, 42(6): 12–17.

Fang Weikai, Zhan Ruidian, Cai Shuting, et al. A Design of Tightly Coupled Chip for Authentication Encryption Based on RISC-V Processor[J]. 2025, 42(6): 12-17.
方炜楷, 詹瑞典, 蔡述庭, 等. 基于RISC-V处理器的认证加密紧耦合芯片设计[J]. 广东工业大学学报, 2025, 42(6): 12–17. DOI： 10.12052/gdutxb.250044

Fang Weikai, Zhan Ruidian, Cai Shuting, et al. A Design of Tightly Coupled Chip for Authentication Encryption Based on RISC-V Processor[J]. 2025, 42(6): 12-17. DOI： 10.12052/gdutxb.250044.

摘要

随着物联网技术的快速普及，资源受限环境下高效的数据加密成为制约其进一步发展的关键问题。传统加密算法难以在低硬件资源消耗下同时兼顾数据机密性与完整性，而认证加密技术通过以最小计算和内存开销提供强安全性保障，成为适用于低面积设备的高效解决方案。因此，本文将RISC-V架构的灵活性与认证加密算法的高效性相结合，提出了一个集成认证算法的安全内核，通过将RISC-V内核通用寄存器与专用计算模块紧耦合，并扩展指令实现硬件加速，提高物联网设备数据的高效防护能力。实验表明，与传统协处理器方案相比，本设计逻辑资源消耗降低了约60%，同时节省了所有额外的寄存器资源；与纯软件实现相比提供了约150倍的加速效果。所提出的核心模块可为其他具有相同底层算子算法提供等效加速，具有显著灵活性。本文为现代物联网设备提供了一种高效可扩展的加密解决方案。

Abstract

With the rapid proliferation of Internet of Things (IoT) technology

efficient data encryption in resource-constrained environments has become a critical issue hindering further development. Traditional encryption algorithms struggle to balance data confidentiality and integrity at low hardware resource consumption. In contrast

authenticated encryption techniques offer a robust security guarantee with minimal computational and memory overhead

making them an efficient solution for low-cost devices. This paper combines the flexibility of the RISC-V architecture with the efficiency of authenticated encryption algorithms

proposing a secure kernel that integrates authentication algorithms. This kernel tightly couples the general-purpose registers of the RISC-V core with dedicated computational modules

utilizing extended instructions for hardware acceleration to enhance the effective protection of data in IoT devices. Experimental results indicate that

compared with traditional coprocessor solutions

this design reduces logical resource consumption by approximately 60% while saving all additional register resources. Additionally

it provides about a 150-fold acceleration compared with pure software implementations. The proposed core module can deliver equivalent acceleration for other algorithms with similar underlying operators

demonstrating significant flexibility. This research offers an efficient and scalable encryption solution for modern IoT devices.

关键词

Keywords

references

LEE I, LEE K. The internet of things (IoT): applications, investments, and challenges for enterprises[J]. Business Horizons, 2015, 58(4): 431-440.

LOPEZ G P, MONTRESOR A, EPERMA J H D, et al . Edge-centric computing: vision and challenges[J ] . Computer Communication Review, 2015, 45(5): 37-42.

THANIKODI K M. Advanced encryption standard algorithm for power-efficient and high-speed applications[J]. Wireless Personal Communications, 2025(1): 1-15.

LI D D, YANG J. Efficient implementation of parallel AES algorithm encryption and decryption circuit[J]. Microelectronics Computer., 2015, 32(3): 100-103.

YANG H, WANG D H, ZHANG T J, et al . An optimized architecture design of AES for RFID tag[J ] . Microelectronics Computer, 2009, 26(1): 89-92.

PENG H, LIU K. ZHANG L, et al . The light-weight AES encryption and decryption chip design and implementation[J ] . Microelectronics Computer, 2014, 31(8): 94-97.

BELLARE M, NAMPREMPRE C. Authenticated encryption: relations among notions and analysis of the generic composition paradigm[C]//OKAMOTO T. Advances in Cryptology- ASIACRYPT 2000. Berlin, Heidelberg: Springer Berlin Heidelberg, 2000: 531-545.

SARKAR P. A simple and generic construction of authenticated encryption with associated data[J]. ACM Transactions on Information and System Security (TISSEC), 2010, 13(4): 1-16.

DIEHL W, FARAHMAND F, ABDULGADIR A, et al . Face-off between the CAESAR lightweight finalists: ACORN vs. Ascon[C ] //2018 International Conference on Field-Programmable Technology (FPT) . Naha: IEEE, 2019, 330-333.

HARIBABU P, SASIREKHA G, RAO M, et al . RISC-V core for ethical intelligent IoT edge: analysis design choice[C ] // 2023 IEEE/ACM 23rd International Symposium on Cluster, Cloud and Internet Computing Workshops (CCGridW) . Bangalore: IEEE, 2023: 110-117.

JEREMY J, IVICA N, THOMAS P, et al . The deoxys AEAD family[J ] . Journal of Cryptology, 2021, 34(3): 31-82.

PEYRIN T, SEURIN Y. Counter-in-tweak: authenticated encryption modes for tweakable block ciphers[C]//ROBSHAW M, KATZ J. Advances in Cryptology – CRYPTO 2016. Berlin, Heidelberg: Springer Berlin Heidelberg, 2016: 33-63.

JEAN J, NIKOLIĆ I, PEYRIN T. Tweaks and keys for block ciphers: the tweakey framework[C]//SARKAR P, IWATA T. Advances in Cryptology – ASIACRYPT 2014. Berlin, Heidelberg: Springer Berlin Heidelberg, 2014: 274-288.

ROSSIR D, CONTI F, MARONGGIU A, et al . PULP: a parallel ultra low power platform for next generation IoT applications[C ] // 2015 IEEE Hot Chips 27 Symposium (HCS) . Cupertino: IEEE, 2015: 1-39.

KOTESHWARA S, DAS A, PARHI K K. FPGA implementation and comparison of AES-GCM and Deoxys authenticated encryption schemes[C]// 2017 IEEE International Symposium on Circuits and Systems (ISCAS) . Baltimore: IEEE, 2017: 1-4.

KOTESHWARA S, DAS A, PARHI K K. Architecture optimization and performance comparison of nonce-misuse-resistant authenticated encryption algorithms[J]. IEEE Transactions on Very Large Scale Integration Systems, 2019, 27(5): 1053-1066.

CHENG H, GROßSCHäDL J, MARSHALL B, et al . RISC-V instruction set extensions for lightweight symmetric cryptography[J ] . IACR Transactions on Cryptographic Hardware and Embedded Systems, 2022, 2023(1): 193-237.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A Lightweight Hyperspectral Remote Sensing Image Classification Method

An Optimal Operation Strategy for Community Microgrid Alliances Considering Power Exchange under Multi-package Shared Energy Storage Model

SCA-YOLO: Real-time Target Detection Based on Deformable Convolution and Context-aware Attention

Multi-Scale Contrastive Embedding Enhanced Adaptive Intrusion Detection Model

Bimodal Iterative Cross-attention Fusion Ensemble Framework

Related Author

Ma Shao-peng

Liang Lu

Teng Shao-hua

Related Institution

School of Computers, Guangdong University of Technology

AI问答

⁰