Solid State Disks based on 3D triple cell NAND flash has becoming a dominant storage medium in mass storage systems due to their high storage density and low cost per bit. With the rapid development of technologies
3D NAND flash chips are becoming less reliable with high storage densities. Reduced reliability and overly conservative manufacturers' formulation of lifetime nominal values result in flash chips being prematurely phased out before reaching their actual lifespan with unnecessary waste. Lifetime prediction of flash chips through machine learning-based prediction models can optimize storage strategies to effectively extend lifetime and reduce losses. However
due to the differences in production processes
the error characteristics of flash memory chips are somewhat different from each other
which affects the accuracy of the life prediction of flash memory chips. In this paper
we experimentally find that the bit error rate of data retention errors can be used to characterize the number of program/erase cycles times
and propose to stimulate the interference between word-lines by writing specific contents to adjacent word-lines
which can effectively reduce the elapsed time and improve the accuracy of the life time prediction. Experimental results show that the elapsed time can be shorten by about 90.9%
and the prediction accuracy can be improved by 33.3 percentage points.
关键词
Keywords
references
YOON C W. The fundamentals of NAND flash memory: technology for tomorrow’s fourth industrial revolution [J]. IEEE Solid-State Circuits Magazine, 2022, 14(2): 56-65.
MURUGAN M, DU D H. Rejuvenator: a static wear leveling algorithm for NAND flash memory with minimized overhead[C]//2011 IEEE 27th Symposium on Mass Storage Systems and Technologies (MSST) . Denver, USA: IEEE, 2011: 1-12.
CAI Y, GHOSE S, HARATSCH E F, et al . Error characterization, mitigation, and recovery in flash-memory-based solid-state drives [J ] . Proceedings of the IEEE, 2017, 105(9): 1666-1704.
FITZGERALD B, HOGAN D, RYAN C, et al. Endurance prediction and error reduction in NAND flash using machine learning[C]//2017 17th Non-Volatile Memory Technology Symposium (NVMTS) . Aachen, Germany: IEEE, 2017: 1-8.
MA R, WU F, ZHANG M, et al . RBER-aware lifetime prediction scheme for 3D-TLC NAND flash memory [J ] . IEEE Access, 2019, 7: 44696-44708.
ZHANG H, WANG J, CHEN Z, et al . An SVM-based NAND flash endurance prediction method [J ] . Micromachines, 2021, 12(7): 746.
KIM S, LEE K, WOO C, et al . Analysis of failure mechanisms during the long-term retention operation in 3-D NAND flash memories [J ] . IEEE Transactions on Electron Devices, 2020, 67(12): 5472-5478.
YOO H, CHOI E, OH J, et al. Modeling and optimization of the chip level program disturbance of 3D NAND Flash memory[C]//2013 5th IEEE International Memory Workshop. Monterey, USA: IEEE, 2013: 147-150.
PARK M, KIM K, PARK J H, et al . Direct field effect of neighboring cell transistor on cell-to-cell interference of NAND flash cell arrays [J ] . IEEE Electron Device Letters, 2008, 30(2): 174-177.
CAI Y, LUO Y, GHOSE S, et al. Read disturb errors in MLC NAND flash memory: characterization, mitigation, and recovery[C]//2015 45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks. Rio de Janeiro, Brazil: IEEE, 2015: 438-449.
LUO Y, GHOSE S, CAI Y, et al . Improving 3D NAND flash memory lifetime by tolerating early retention loss and process variation [J ] . Proceedings of the ACM on Measurement and Analysis of Computing Systems, 2018, 2(3): 1-48.
PARK S K, MOON J. Characterization of inter-cell interference in 3D NAND flash memory [J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68(3): 1183-1192.
WEI D, FENG H, QIAO L, et al . Experimental verification and analysis of the accelerati on factor model for 3-D NAND flash memory [J ] . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 41(10): 3543-3547.
WEI D, FENG H, LIU M, et al . Edge word-Line reliability problem in 3-D NAND flash memory: observations, analysis, and solutions [J ] . IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023, 31(6): 861-873.
JEDEC, JC-64.8. SSD requirements and endurance test method: JESD218B[S]. USA: JEDEC Solid State Technology Association, 2010.