The Implementation of Successive Cancellation Stack Decoder Based on Monotone Sorting and Parallel Comparison

Zeng Wen-tan; Ye Long-jian; Zhai Xiong-fei; Han Guo-jun

doi:10.12052/gdutxb.220180

English Version Journal Login

您当前的位置：

首页 >

文章列表页 >

The Implementation of Successive Cancellation Stack Decoder Based on Monotone Sorting and Parallel Comparison

更新时间：2026-05-27

- The Implementation of Successive Cancellation Stack Decoder Based on Monotone Sorting and Parallel Comparison
- Vol. 41, Issue 1, Pages: 101-109(2024)
- 作者机构：
  
  广东工业大学信息工程学院,广东,广州,510006
- 作者简介：
- 基金信息：
- DOI：10.12052/gdutxb.220180
  CLC： TN929.5
- Online First：25 January 2024，
  
  Published：2024
- 稿件说明：
移动端阅览
曾文坦, 叶龙建, 翟雄飞, 韩国军. 基于单调排序与并行选择的连续删除堆栈译码器的硬件实现[J]. 广东工业大学学报, 2024, 41(1): 101-109.

Zeng Wen-tan, Ye Long-jian, Zhai Xiong-fei, et al. The Implementation of Successive Cancellation Stack Decoder Based on Monotone Sorting and Parallel Comparison[J]. 2024, 41(1): 101-109.
曾文坦, 叶龙建, 翟雄飞, 韩国军. 基于单调排序与并行选择的连续删除堆栈译码器的硬件实现[J]. 广东工业大学学报, 2024, 41(1): 101-109. DOI： 10.12052/gdutxb.220180.

Zeng Wen-tan, Ye Long-jian, Zhai Xiong-fei, et al. The Implementation of Successive Cancellation Stack Decoder Based on Monotone Sorting and Parallel Comparison[J]. 2024, 41(1): 101-109. DOI： 10.12052/gdutxb.220180.

摘要

极化码得益于其较低的复杂度和灵活的构造，成为了当今最为流行的信道编码方式。然而，与其他信道编码的译码算法相比，极化码中的连续删除 (Successive Cancellation

SC) 译码算法的性能较差。为了解决这一问题，连续删除列表(Successive Cancellation List

SCL) 、连续删除堆栈(Successive Cancellation Stack

SCS) 等基于连续删除译码的改进算法问世，并显著地改善了其纠错性能。其中，连续删除堆栈译码算法是以更高的复杂度为代价的，特别是在路径选择过程中。本文提出了一种新型的路径选择硬件架构，该架构通过对路径信息分组存储，用分组单调排序与并行比较相结合的策略进行最优路径选择，降低了硬件资源消耗的同时提高了路径选择的硬件效率。最后在现场可编程门阵列(Field Programmable Gate Array

FPGA) 上实现了该架构，硬件实现结果验证了本文提出的架构与现有的SCS译码器拥有相近的纠错性能的同时，整体资源开销在查找表(Look Up Table

LUT)、寄存器(Register)和块随机存储器(Block Random Access Memory

BRAM)上分别减少了24.06%，56.42%和39.29%，吞吐率提高了24.38%。

Abstract

Due to the low complexity and flexible construction

polar code has become one of the most popular channel codings in wireless communication. However

the conventional successive cancellation (SC) decoder suffers from the modest performance. To deal with this issue

some improved decoders

such as successive cancellation stack (SCS) and successive cancellation list (SCL)

are developed with significant improvement of bit error ratio. However

the performance improvement of these methods is at the cost of high complexity

especially in the procedure of path selection. In this work

we propose a new hardware architecture of path selection by combining the monotone sorting of groups with the parallel comparison

which enhances the performances of hardware efficiency and resource utilization. By exploiting our proposed architecture

the results of the implementation on field programmable gate array (FPGA) verify that the hardware consumptions of the look up table (LUT)

56.42% and 39.29% respectively. And the throughput is improved by 24.38% as compared with the existing architectures.

关键词

Keywords

references

ARIKAN E. Channel polarization: a method for constructing capacity-achieving codes for symmetric binary-input memoryless channels [J]. IEEE Transactions on Information Theory, 2009, 55(7): 3051-3073.

TAL I, VARDY A. List decoding of polar codes [J]. IEEE Transactions on Information Theory, 2015, 61(5): 2213-2226.

NIU K, CHEN K. Stack decoding of polar codes [J]. Electronics Letters, 2012, 48(12): 695-697.

NIU K, CHEN K. CRC-aided decoding of polar codes [J]. IEEE Communications Letters, 2012, 16(10): 1668-1671.

ZHANG Q S, LIU A J, PAN X F, et al . CRC code design for list decoding of polar codes [J ] . IEEE Communications Letters, 2017, 21(6): 1229-1232.

XIANG L P, EGILMEZ Z, MAUNDER R, et al . CRC-aided logarithmic stack decoding of polar codes for ultra reliable low latency communication in 3GPP new radio [J ] . IEEE Access, 2019, 7: 28559-28573.

ARIKAN E. A performance comparison of polar codes and reed-muller codes [J]. IEEE Communications Letters, 2008, 12(6): 447-449.

SHEN Y F, SONG W Q, REN Y Q, et al . Enhanced belief propagation decoder for 5G polar codes with bit-flipping [J ] . IEEE Transactions on Circuits and Systems II. Express Briefs, 2020, 67(5): 901-905.

YU Y R, PAN Z W, LIU N, et al . Belief propagation bit-flip decoder for polar codes [J ] . IEEE Access, 2019, 7: 10937-10946.

LEROUX C, TAL I, VARDY A, et al . Hardware architectures for successive cancellation decoding of polar codes[C ] //IEEE International Conference on Acoustics, Speech and Signal Processing. Prague, Czech Republic: IEEE, 2011: 1665-1668.

LEROUX C, RAYMOND A, SARKIS G, et al . A semi-parallel successive-cancellation decoder for polar codes [J ] . IEEE Transactions on Signal Processing, 2013, 61(2): 289-299.

ZHANG C, PARHI K. Low-latency sequential and over-lapped architectures for successive cancellation polar decoder [J]. IEEE Transactions on Signal Processing, 2013, 61(10): 2429-2441.

ZHANG C, YUAN B, PARHI K. Reduced-latency SC polar decoder architectures[C]//IEEE International Conference on Communications. Ottawa, Canada: IEEE, 2012: 3471-3475.

ZHANG C, PARHI K. Interleaved successive cancellation polar decoders[C]//IEEE International Symposium on Circuits and Systems. Melbourne, Australia: IEEE, 2014: 401-404.

LIN J, XIONG C R, YAN Z Y. A high throughput list decoder architecture for polar codes [J]. Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24(6): 2378-2391.

TAO Y Y, CHO S G, ZHANG Z Y. A configurable successive-cancellation list polar decoder using split-tree architecture [J]. IEEE Journal of Solid-State Circuits, 2021, 56(2): 612-623.

SONG W Q, ZHOU H Y, NIU K, et al . Efficient successive cancellation stack decoder for polar codes [J ] . IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27(11): 2608-2619.

ERCAN F, TONNELLER T, GROSS W. Energy-efficient hardware architectures for fast polar decoders [J]. IEEE Transactions on Circuits and Systems I:Regular Papers, 2020, 67(1): 322-335.

WANG M Q, YANG F F, ZHAO C L. Implement of the CA-SCL semi-parallel decoding algorithm based on FPGA [J]. Ship Electronic Engineering, 2019, 39(3): 62-67.

HENG Y, WU J C, YANG Z J. A fixed-point design of control algorithm based on FPGA [J]. Journal of Guangdong University of Technology, 2020, 37(3): 55-58.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

SCA-YOLO: Real-time Target Detection Based on Deformable Convolution and Context-aware Attention

Research on Foreign Object Detection in Power Transmission Lines Based on the AAGV-YOLOX Model

Bimodal Iterative Cross-attention Fusion Ensemble Framework

Ground Deformation Monitoring and Influencing Factors Analysis in Fuzhou City Based on PSI Technology

Efficient Temporal Modeling for RGB-T Tracking

Related Author

No data

Related Institution

No data

AI问答

⁰