您当前的位置:
首页 >
文章列表页 >
Redundancy Fault-tolerant Circuit Design Based on Feature Map Clustering and Heterogeneous Selection Strategy
更新时间:2025-12-08
    • Redundancy Fault-tolerant Circuit Design Based on Feature Map Clustering and Heterogeneous Selection Strategy

    • Vol. 43, Issue 4, Pages: 1362-1369(2017)
    • Published Online:10 April 2017,

      Published:2017

    移动端阅览

  • WU Huicong, WANG Jinze, ZHOU Wanzhen. Redundancy Fault-tolerant Circuit Design Based on Feature Map Clustering and Heterogeneous Selection Strategy[J]. 2017, 43(4): 1362-1369. DOI:

  •  
  •  

0

Views

0

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Reactive Power Optimization of Hybrid AC/HVDC Power System Combining Interior Point Algorithm and Genetic Algorithm
Evaluation of Leakage Current of Insulators Based on the Genetic Algorithm
On-line Monitoring of Metal Oxide Arrester Using Genetic Algorithm
Islanding Method Based on Minimum Spanning Tree and Improved Genetic Algorithm for Distribution System with DGs
Application of Genetic Algorithms in Optimization of Partial Discharge Ultra-high Frequency Fractal Hilbert Antenna

Related Author

JIANG Ping
LIANG Le
ZHANG Youpeng
WU Yaping
DONG Haiyan
ZHOU Yu
CHEN Zhidong
YANG Zhongjiang

Related Institution

Jiangsu Power Company Maintenance Branch Company
School of Electrical Engineering, Southeast University
School of Automation & Electrical Engineering, Lanzhou Jiaotong University
Taicang Meteorological Bureau
School of Atmospheric Physics, Nanjing University of Information Science and Technology
0