您当前的位置:
首页 >
文章列表页 >
Design Method of Low-inductance Laminated Busbar for Device-parallel ANPC Circuit
更新时间:2025-12-08
    • Design Method of Low-inductance Laminated Busbar for Device-parallel ANPC Circuit

    • Vol. 45, Issue 7, Pages: 2093-2100(2019)
    • Published Online:30 July 2019

      Published:2019

    移动端阅览

  • RUAN Jie, LIU Chang, LI Guangzhuo, et al. Design Method of Low-inductance Laminated Busbar for Device-parallel ANPC Circuit[J]. 2019, 45(7): 2093-2100. DOI:

  •  
  •  

0

Views

0

下载量

7

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Improved Modulation Strategy for Three-level ANPC Topology With High Stray Inductance
Stray Inductance Extraction of SiC MOSFET Device Package and Test Platform
Analysis for Frequency Characteristic of Stray Inductance in Multilayer Laminated Busbar
Key Influencing Factors on the Turn-off Transient Voltage Overshoot of IGBT in the Module of High Voltage DC Circuit Breaker
IEGT Parallel Interruption Technology for DC Circuit Breakers

Related Author

LIU Feipeng
XU Lie
GUO Yougui
DUAN Liyang
CUI Xiang
SUN Peng
KE Junji
ZHAO Zhibin

Related Institution

School of Information and Engineering,Xiangtan University
Advanced Electric Power Transformation and Research Center,Tsinghua University
State Key Laboratory of Alternate Electrical Power System With Renewable Energy Sources,North China Electric Power University
College of Electrical Engineering, Zhejiang University
State Grid Zhejiang Electric Power Company Jinhua Power Supply Company
0